

V1724

Registers

Description

11 March 2015

MOD. V1724

8 CHANNEL 14 BIT
100 MS/S DIGITIZER

CAEN will repair or replace any product within the guarantee period if the Guarantor declares that the product is defective due to workmanship or materials and has not been caused by mishandling, negligence on behalf of the User, accident or any abnormal conditions or operations.


CAEN declines all responsibility for damages or injuries caused by an improper use of the Modules due to negligence on behalf of the User. It is strongly recommended to read thoroughly the CAEN User's Manual before any kind of operation.



CAEN reserves the right to change partially or entirely the contents of this Manual at any time and without giving any notice.

Disposal of the Product

The product must never be dumped in the Municipal Waste. Please check your local regulations for disposal of electronics products.



MADE IN ITALY : We stress the fact that all the boards are made in Italy because in this globalized world, where getting the lowest possible price for products sometimes translates into poor pay and working conditions for the people who make them, at least you know that who made your board was reasonably paid and worked in a safe environment. (this obviously applies only to the boards marked "MADE IN ITALY", we can not attest to the manufacturing process of "third party" boards).

TABLE OF CONTENTS

1. IMPORTANT NOTICES	5
2. VME INTERFACE	6
2.1. REGISTERS ADDRESS MAP	7
2.2. CONFIGURATION ROM (0xF000-0xF084; R)	9
2.3. CHANNEL N ZS_THRES (0x1N24; R/W)	10
2.4. CHANNEL N ZS_NSAMP (0x1N28; R/W)	10
2.5. CHANNEL N THRESHOLD (0x1N80; R/W)	10
2.6. CHANNEL N OVER/UNDER THRESHOLD (0x1N84; R/W)	10
2.7. CHANNEL N STATUS (0x1N88; R)	11
2.8. CHANNEL N AMC FPGA FIRMWARE (0x1N8C; R)	11
2.9. CHANNEL N BUFFER OCCUPANCY (0x1N94; R)	11
2.10. CHANNEL N DAC (0x1N98; R/W)	11
2.11. CHANNEL N ADC CONFIGURATION (0x1N9C; R/W)	11
2.12. CHANNEL CONFIGURATION (0x8000; R/W)	12
2.13. CHANNEL CONFIGURATION BIT SET (0x8004; W)	12
2.14. CHANNEL CONFIGURATION BIT CLEAR (0x8008; W)	12
2.15. BUFFER ORGANIZATION (0x800C; R/W)	13
2.16. BUFFER FREE (0x8010; R/W)	13
2.17. CUSTOM SIZE (0x8020; R/W)	13
2.18. ANALOG MONITOR POLARITY AND SHIFT (0x802A; R/W)	13
2.19. ACQUISITION CONTROL (0x8100; R/W)	14
2.20. ACQUISITION STATUS (0x8104; R)	15
2.21. SOFTWARE TRIGGER (0x8108; W)	15
2.22. TRIGGER SOURCE ENABLE MASK (0x810C; R/W)	16
2.23. TRIGGER SOURCE ENABLE MASK (0x810C; R/W)	17
2.24. FRONT PANEL TRIGGER OUT ENABLE MASK (0x8110; R/W)	17
2.25. POST TRIGGER SETTING (0x8114; R/W)	18
2.26. FRONT PANEL I/O DATA (0x8118; R/W)	18
2.27. FRONT PANEL I/O CONTROL (0x811C; R/W)	18
2.28. CHANNEL ENABLE MASK (0x8120; R/W)	19
2.29. ROC FPGA FIRMWARE REVISION (0x8124; R)	19
2.30. EVENT STORED (0x812C; R)	19
2.31. SET MONITOR DAC (0x8138; R/W)	19
2.32. BOARD INFO (0x8140; R)	19

2.33.	MONITOR MODE (0x8144; R/W).....	20
2.34.	EVENT SIZE (0x814C; R).....	20
2.35.	ANALOG MONITOR (0x8150; R/W).....	20
2.36.	VME CONTROL (0xEF00; R/W)	20
2.37.	VME STATUS (0xEF04; R).....	21
2.38.	BOARD ID (0xEF08; R/W)	21
2.39.	MCST BASE ADDRESS AND CONTROL (0xEF0C; R/W).....	21
2.40.	RELOCATION ADDRESS (0xEF10; R/W).....	22
2.41.	INTERRUPT STATUS ID (0xEF14; R/W).....	22
2.42.	INTERRUPT EVENT NUMBER (0xEF18; R/W)	22
2.43.	BLT EVENT NUMBER (0xEF1C; R/W).....	22
2.44.	SCRATCH (0xEF20; R/W)	22
2.45.	SOFTWARE RESET (0xEF24; W)	22
2.46.	SOFTWARE CLEAR (0xEF28; W)	22
2.47.	FLASH ENABLE (0xEF2C; R/W).....	22
2.48.	FLASH DATA (0xEF30; R/W).....	23
2.49.	CONFIGURATION RELOAD (0xEF34; W).....	23

LIST OF TABLES

TABLE 2.1: ADDRESS MAP FOR THE MODEL V1724.....	7
TABLE 2.2: ROM ADDRESS MAP FOR THE MODEL V1724.....	9
TABLE 2.3: OUTPUT BUFFER MEMORY BLOCK DIVISION.....	13

1. Important Notices

The content of this document has been extracted from:

V1724 & VX1724 User Manual – Revision N. 28 – Date: 06 February, 2012

FOR RELEASES OF THE ROC FPGA FIRMWARE HIGHER THAN 3.8 THE CONTENT OF THIS DOCUMENT MAY RESULT NOT FULLY COMPLIANT.

IT IS INTENDED TO BE REPLACED BY A NEW DOCUMENT UNIFYING THE REGISTERS DESCRIPTIONS OF CAEN DIGITIZERS CURRENTLY IN PROGRESS.

2. VME Interface

The following sections will describe in detail the board's VME-accessible registers content.



N.B.: bit fields that are not described in the register bit map are reserved and must not be over written by the User.

2.1. Registers address map

Table 2.1: Address Map for the Model V1724

REGISTER NAME	ADDRESS	ASIZE	DSIZE	MODE	H_RES	S_RES	CLR
EVENT READOUT BUFFER	0x0000-0x0FFC	A24/A32/A64	D32	R	X	X	X
Channel n ZS_THRES	0x1n24	A24/A32	D32	R/W	X	X	
Channel n ZS_NSAMP	0x1n28	A24/A32	D32	R/W	X	X	
Channel n THRESHOLD	0x1n80	A24/A32	D32	R/W	X	X	
Channel n TIME OVER/UNDER THRESHOLD	0x1n84	A24/A32	D32	R/W	X	X	
Channel n STATUS	0x1n88	A24/A32	D32	R	X	X	
Channel n AMC FPGA FIRMWARE REVISION	0x1n8C	A24/A32	D32	R			
Channel n BUFFER OCCUPANCY	0x1n94	A24/A32	D32	R	X	X	X
Channel n DAC	0x1n98	A24/A32	D32	R/W	X	X	
Channel n ADC CONFIGURATION	0x1n9C	A24/A32	D32	R/W	X	X	
CHANNEL CONFIGURATION	0x8000	A24/A32	D32	R/W	X	X	
CHANNEL CONFIGURATION BIT SET	0x8004	A24/A32	D32	W	X	X	
CHANNEL CONFIGURATION BIT CLEAR	0x8008	A24/A32	D32	W	X	X	
BUFFER ORGANIZATION	0x800C	A24/A32	D32	R/W	X	X	
BUFFER FREE	0x8010	A24/A32	D32	R/W	X	X	
CUSTOM SIZE	0x8020	A24/A32	D32	R/W	X	X	
ANALOG MONITOR POLARITY AND SHIFT	0x802A	A24/A32	D32	R/W	X	X	
ACQUISITION CONTROL	0x8100	A24/A32	D32	R/W	X	X	
ACQUISITION STATUS	0x8104	A24/A32	D32	R			
SW TRIGGER	0x8108	A24/A32	D32	W			
TRIGGER SOURCE ENABLE MASK	0x810C	A24/A32	D32	R/W	X	X	
FRONT PANEL TRIGGER OUT ENABLE MASK	0x8110	A24/A32	D32	R/W	X	X	
POST TRIGGER SETTING	0x8114	A24/A32	D32	R/W	X	X	
FRONT PANEL I/O DATA	0x8118	A24/A32	D32	R/W	X	X	
FRONT PANEL I/O CONTROL	0x811C	A24/A32	D32	R/W	X	X	
CHANNEL ENABLE MASK	0x8120	A24/A32	D32	R/W	X	X	
ROC FPGA FIRMWARE REVISION	0x8124	A24/A32	D32	R			
EVENT STORED	0x812C	A24/A32	D32	R	X	X	X
SET MONITOR DAC	0x8138	A24/A32	D32	R/W	X	X	
BOARD INFO	0x8140	A24/A32	D32	R			

REGISTER NAME	ADDRESS	ASIZE	DSIZE	MODE	H_RES	S_RES	CLR
MONITOR MODE	0x8144	A24/A32	D32	R/W	X	X	
EVENT SIZE	0x814C	A24/A32	D32	R	X	X	X
ANALOG MONITOR	0x8150	A24/A32	D32	R/W	X	X	
VME CONTROL	0xEF00	A24/A32	D32	R/W	X		
VME STATUS	0xEF04	A24/A32	D32	R			
BOARD ID	0xEF08	A24/A32	D32	R/W	X	X	
MULTICAST BASE ADDRESS & CONTROL	0xEF0C	A24/A32	D32	R/W	X		
RELOCATION ADDRESS	0xEF10	A24/A32	D32	R/W	X		
INTERRUPT STATUS ID	0xEF14	A24/A32	D32	R/W	X		
INTERRUPT EVENT NUMBER	0xEF18	A24/A32	D32	R/W	X	X	
BLT EVENT NUMBER	0xEF1C	A24/A32	D32	R/W	X	X	
SCRATCH	0xEF20	A24/A32	D32	R/W	X	X	
SW RESET	0xEF24	A24/A32	D32	W			
SW CLEAR	0xEF28	A24/A32	D32	W			
FLASH ENABLE	0xEF2C	A24/A32	D32	R/W	X		
FLASH DATA	0xEF30	A24/A32	D32	R/W	X		
CONFIGURATION RELOAD	0xEF34	A24/A32	D32	W			
CONFIGURATION ROM	0xF000-0xF3FC	A24/A32	D32	R			

2.2. Configuration ROM (0xF000-0xF084; r)

The following registers contain some module's information (D32 accessible, read only):

- **OUI:** manufacturer identifier (IEEE OUI)
- **Version:** purchased version
- **Board ID:** Board identifier
- **Revision:** hardware revision identifier
- **Serial MSB:** serial number (MSB)
- **Serial LSB:** serial number (LSB)

Table 2.2: ROM Address Map for the Model V1724

Description	Address	Content
checksum	0xF000	0xA4
checksum_length2	0xF004	0x00
checksum_length1	0xF008	0x00
checksum_length0	0xF00C	0x20
constant2	0xF010	0x83
constant1	0xF014	0x84
constant0	0xF018	0x01
c_code	0xF01C	0x43
r_code	0xF020	0x52
oui2	0xF024	0x00
oui1	0xF028	0x40
oui0	0xF02C	0xE6
vers	0xF030	V1724LC: 0x10 V1724, VX1724: 0x11 V1724B, VX1724B: 0x40 V1724C, VX1724C: 0x12 V1724D, VX1724D: 0x41 V1724E, VX1724E: 0x42 V1724F, VX1724F: 0x43 V1724G: 0x44
board2	0xF034	V1724: 0x00 VX1724: 0x01
board1	0xF038	0x06
board0	0xF03C	0xBC
revis3	0xF040	0x00
revis2	0xF044	0x00
revis1	0xF048	0x00
revis0	0xF04C	0x01
sernum1	0xF080	0x00
sernum0	0xF084	0x16

These data are written into one Flash page; at Power ON the Flash content is loaded into the Configuration RAM, where it is available for readout.

2.3. Channel n ZS_THRES (0x1n24; r/w)

Bit	Function
[31]	0 = Positive Logic 1 = Negative Logic
[30]	Threshold Weight (used in "Full Suppression based on the integral" only) 0 = Fine threshold step (Threshold = ZS_THRES[29:0]) 1 = Coarse threshold step (Threshold = ZS_THRES[29:0] * 64)
[29:0]	With "Full Suppression based on the integral", the 30 LSB value represents the value (depending on bit 30) to be compared with sum of the samples which compose the event, and see if it is over/under threshold (depending on the used logic). With "Full Suppression based on the amplitude", the 14 LSB represent the value to be compared with each sample of the event; and see if it is over/under threshold (depending on the used logic). With "Zero Length Encoding", the 14 LSB represent the value to be compared with each sample of the event, and see if it is "good" or "skip" type

2.4. Channel n ZS_NSAMP (0x1n28; r/w)

Bit	Function
[31:0]	With "Full Suppression based on the amplitude" (ZS AMP), bits [20:0] allow to set the number Ns of subsequent samples which must be found over/under threshold (depending on the used logic) necessary to validate the event; if this field is set to 0, it is considered "1". With "Zero length encoding" (ZLE) bit [31:16] allows to set/read N _{LBK} : the number of data to be stored before the signal crosses the threshold. bit [15:0] allows to set/read N _{LFW} : the number of data to be stored after the signal crosses the threshold

2.5. Channel n Threshold (0x1n80; r/w)

Bit	Function
[13:0]	Threshold Value for Trigger Generation

Each channel can generate a local trigger as the digitised signal exceeds the V_{th} threshold, and remains under or over threshold for Nth couples of samples at least; local trigger is delayed of Nth "quartets" of samples with respect to input signal. This register allows to set V_{th} (LSB=input range/14bit).

2.6. Channel n Over/Under Threshold (0x1n84; r/w)

Bit	Function
[11:0]	Number of Data under/over Threshold

Each channel can generate a local trigger as the digitised signal exceeds the V_{th} threshold, and remains under or over threshold for Nth "quartets" of samples at least; local trigger is delayed of Nth "quartets" with respect to input signal. This register allows to set Number of samples under or over threshold (Nth*4).

2.7. Channel n Status (0x1n88; r)

Bit	Function
[5]	Buffer free error: 1 = trying to free a number of buffers too large
[4:3]	<i>reserved</i>
[2]	Channel n DAC (see § 2.10) Busy 1 = Busy 0 = DC offset updated
[1]	Memory empty
[0]	Memory full

2.8. Channel n AMC FPGA Firmware (0x1n8C; r)

Bit	Function
[31:16]	Revision date in Y/M/DD format
[15:8]	Firmware Revision (X)
[7:0]	Firmware Revision (Y)

Bits [31:16] contain the Revision date in Y/M/DD format.

Bits [15:0] contain the firmware revision number coded on 16 bit (X.Y format).

Example: revision 1.3 of 12th June 2007 is: 0x760C0103

2.9. Channel n Buffer Occupancy (0x1n94; r)

Bit	Function
[10:0]	Occupied buffers (0..1024)

2.10. Channel n DAC (0x1n98; r/w)

Bit	Function
[15:0]	DAC Data

Bits [15:0] allow to define a DC offset to be added the input signal in the $-1.125V \div +1.125V$ range (low range) or in the $-1V \div +8V$ range (high range). When Channel n Status bit 2 is set to 0, DC offset is updated (see § 2.7).

2.11. Channel n ADC Configuration (0x1n9C; r/w)

Bit	Function
[31:0]	Reserved

2.12. Channel Configuration (0x8000; r/w)

Bit	Function
[19:16]	Allows to select Zero Suppression algorithm: 0000 = no zero suppression (default); 0001 = full suppression based on the integral (ZS INT); 0010 = zero length encoding (ZLE); 0011 = full suppression based on the amplitude (ZS AMP)
[15:8]	<i>reserved</i>
[7]	0 = Analog monitor disabled 1 = Analog monitor enabled
[6]	0 = Trigger Output on Input Over Threshold 1 = Trigger Output on Input Under Threshold allows to generate local trigger either on channel over or under threshold (see § 2.3 and § 2.6)
[5]	<i>reserved</i>
[4]	0 = Memory Random Access 1 = Memory Sequential Access
[3]	0 = Test Pattern Generation Disabled 1 = Test Pattern Generation Enabled
[2]	<i>reserved</i>
[1]	0 = Trigger Overlapping Not Enabled 1 = Trigger Overlapping Enabled Allows to handle trigger overlap
[0]	0 = "Window" Gate 1 = "Single Shot" Gate Allows to handle samples validation

This register allows to perform settings which apply to all channels.

It is possible to perform selective set/clear of the Channel Configuration register bits writing to 1 the corresponding set and clear bit at address 0x8004 (set) or 0x8008 (clear) see the following § 2.13 and § 2.14. Default value is 0x10.

2.13. Channel Configuration Bit Set (0x8004; w)

Bit	Function
[7..0]	Bits set to 1 means that the corresponding bits in the Channel Configuration register are set to 1.

2.14. Channel Configuration Bit Clear (0x8008; w)

Bit	Function
[7..0]	Bits set to 1 means that the corresponding bits in the Channel Configuration register are set to 0.

2.15. Buffer Organization (0x800C; r/w)

Bit	Function
[3:0]	BUFFER CODE

The BUFFER CODE allows to divide the available Output Buffer Memory into a certain number of blocks, according to the following table:

Table 2.3: Output Buffer Memory block division

CODE	Nr. of blocks	Mem. Locations (max)	Block_size	Samples/block (max)
0000	1	262144	1024K	512K
0001	2	131072	512K	256K
0010	4	65536	256K	128K
0011	8	32768	128K	64K
0100	16	16384	64K	32K
0101	32	8192	32K	16K
0110	64	4096	16K	8K
0111	128	2048	8K	4K
1000	256	1024	4K	2K
1001	512	512	2K	1K
1010	1024	256	1K	512

A write access to this register causes a Software Clear. This register must not be written while acquisition is running. The number of Memory Locations depends on Custom size register setting (see § 2.17)

2.16. Buffer Free (0x8010; r/w)

Bit	Function
[11:0]	N = Frees the first N Output Buffer Memory Blocks

2.17. Custom Size (0x8020; r/w)

Bit	Function
[31:0]	0= Custom Size disabled N _{Loc} (≠0) = Number of memory locations per event (1 location = 2 samples)

This register must not be written while acquisition is running.

2.18. Analog Monitor Polarity and Shift (0x802A; r/w)

Bit	Function
[3:1]	This field allows to shift the signal in order to obtain the 8 bit of the Chx DATA field out of the 14 bit converted sample Default value is 6, in this case Chx DATA represents the 8 MSB of the 14 bit converted sample. If this field is 0, Chx DATA represents the 8 LSB of the 14 bit converted sample. If the 8 selected bits are all 0, the transferred Chx DATA is 0xFF
[0]	0 = signal not inverted (default value) 1 = signal inverted

2.19. Acquisition Control (0x8100; r/w)

Bit	Function
[5]	0 = Normal Mode (default): board becomes full, whenever all buffers are full 1 = Always keep one buffer free: board becomes full, whenever N-1 buffers are full; N = nr. of blocks
[4]	<i>reserved</i>
[3]	0 = COUNT ACCEPTED TRIGGERS 1 = COUNT ALL TRIGGERS allows to reject overlapping triggers
[2]	0 = Acquisition STOP 1 = Acquisition RUN allows to RUN/STOP Acquisition
[1:0]	Start/Stop Mode: 00 = REGISTER-CONTROLLED 01 = S-IN CONTROLLED 10 = FIRST TRIGGER CONTROLLED 11 = GPIO CONTROLLED

Bit [2] allows to Run and Stop data acquisition; when such bit is set to 1 the board enters Run mode and a Memory Reset is automatically performed. When bit [2] is reset to 0 the stored data are kept available for readout. In Stop Mode all triggers are neglected.

Bits [1:0] description:

00 = REGISTER-CONTROLLED MODE (default): Start and Stop of Run take place on SW command, that is by setting/resetting bit[2].

01 = S-IN CONTROLLED MODE: If the acquisition is armed (i.e. bit[2] = 1), then Run starts when S-IN is asserted and stops when S-IN returns inactive. If bit[2] = 0, the acquisition is always off.

10 = FIRST TRIGGER CONTROLLED MODE: If the acquisition is armed (i.e. bit[2] = 1), then Run starts on the first trigger pulse (rising edge on TRG-IN); this pulse is not used as trigger, actual triggers start from the second pulse. The stop of Run must be SW controlled (i.e. bit[2] = 0).

11 = GPIO CONTROLLED MODE: Like 01 but using GPIO (RUN) instead of S-IN.

2.20. Acquisition Status (0x8104; r)

Bit	Function
[8]	Board ready for acquisition (PLL and ADCs are synchronised correctly) 0 = not ready 1 = ready This bit should be checked after software reset to ensure that the board will enter immediately run mode after RUN mode setting; otherwise a latency between RUN mode setting and Acquisition start might occur.
[7]	PLL Status Flag: 0 = PLL loss of lock 1 = no PLL loss of lock NOTE: flag can be restored to 1 via read access to Status Register (see § 2.37)
[6]	PLL Bypass mode: 0 = No bypass mode 1 = Bypass mode
[5]	Clock source: 0 = Internal 1 = External
[4]	EVENT FULL: it is set to 1 as the maximum nr. of events to be read is reached
[3]	EVENT READY: it is set to 1 as at least one event is available to readout
[2]	0 = RUN off 1 = RUN on
[1]	reserved
[0]	reserved

2.21. Software Trigger (0x8108; w)

Bit	Function
[31:0]	A write access to this location generates a trigger via software

2.22. Trigger Source Enable Mask (0x810C; r/w)

Bit	Function
[31]	0 = Software Trigger Disabled 1 = Software Trigger Enabled
[30]	0 = External Trigger Disabled 1 = External Trigger Enabled
[29:27]	<i>reserved</i>
[26:24]	Local trigger coincidence level (default = 0)
[23:8]	<i>reserved</i>
[7]	0 = Channel 7 trigger disabled 1 = Channel 7 trigger enabled
[6]	0 = Channel 6 trigger disabled 1 = Channel 6 trigger enabled
[5]	0 = Channel 5 trigger disabled 1 = Channel 5 trigger enabled
[4]	0 = Channel 4 trigger disabled 1 = Channel 4 trigger enabled
[3]	0 = Channel 3 trigger disabled 1 = Channel 3 trigger enabled
[2]	0 = Channel 2 trigger disabled 1 = Channel 2 trigger enabled
[1]	0 = Channel 1 trigger disabled 1 = Channel 1 trigger enabled
[0]	0 = Channel 0 trigger disabled 1 = Channel 0 trigger enabled

This register bits[0,7] enable the channels to generate a local trigger as the digitised signal exceeds the Vth threshold). Bit0 enables Ch0 to generate the trigger, bit1 enables Ch1 to generate the trigger and so on.

Bits [26:24] allows to set minimum number of channels that must be over threshold, beyond the triggering channel, in order to actually generate the local trigger signal; for example if bit[7:0]=FF (all channels enabled) and Local trigger coincidence level = 1, whenever one channel exceeds the threshold, the trigger will be generated only if at least another channel is over threshold at that moment. Local trigger coincidence level must be smaller than the number of channels enabled via bit[7:0] mask.

EXTERNAL TRIGGER ENABLE (bit30) enables the board to sense TRG-IN signals

SW TRIGGER ENABLE (bit 31) enables the board to sense software trigger (see § 2.21).

2.23. Trigger Source Enable Mask (0x810C; r/w)

Bit	Function
[31]	0 = Software Trigger Disabled 1 = Software Trigger Enabled
[30]	0 = External Trigger Disabled 1 = External Trigger Enabled
[7]	0 = Channel 7 trigger disabled 1 = Channel 7 trigger enabled
[6]	0 = Channel 6 trigger disabled 1 = Channel 6 trigger enabled
[5]	0 = Channel 5 trigger disabled 1 = Channel 5 trigger enabled
[4]	0 = Channel 4 trigger disabled 1 = Channel 4 trigger enabled
[3]	0 = Channel 3 trigger disabled 1 = Channel 3 trigger enabled
[2]	0 = Channel 2 trigger disabled 1 = Channel 2 trigger enabled
[1]	0 = Channel 1 trigger disabled 1 = Channel 1 trigger enabled
[0]	0 = Channel 0 trigger disabled 1 = Channel 0 trigger enabled

This register bits[0,7] enable the channels to generate a local trigger as the digitised signal exceeds the Vth threshold. Bit0 enables Ch0 to generate the trigger, bit1 enables Ch1 to generate the trigger and so on.

EXTERNAL TRIGGER ENABLE (bit30) enables the board to sense TRG-IN signals

SW TRIGGER ENABLE (bit 31) enables the board to sense software trigger (see § 2.21).

2.24. Front Panel Trigger Out Enable Mask (0x8110; r/w)

Bit	Function
[31]	0 = Software Trigger Disabled 1 = Software Trigger Enabled
[30]	0 = External Trigger Disabled 1 = External Trigger Enabled
[7]	0 = Channel 7 trigger disabled 1 = Channel 7 trigger enabled
[6]	0 = Channel 6 trigger disabled 1 = Channel 6 trigger enabled
[5]	0 = Channel 5 trigger disabled 1 = Channel 5 trigger enabled
[4]	0 = Channel 4 trigger disabled 1 = Channel 4 trigger enabled
[3]	0 = Channel 3 trigger disabled 1 = Channel 3 trigger enabled
[2]	0 = Channel 2 trigger disabled 1 = Channel 2 trigger enabled
[1]	0 = Channel 1 trigger disabled 1 = Channel 1 trigger enabled
[0]	0 = Channel 0 trigger disabled 1 = Channel 0 trigger enabled

This register bits[0,7] enable the channels to generate a TRG_OUT front panel signal as the digitised signal exceeds the Vth threshold. Bit0 enables Ch0 to generate the TRG_OUT, bit1 enables Ch1 to generate the TRG_OUT and so on. EXTERNAL TRIGGER ENABLE (bit30) enables the board to generate the TRG_OUT. SW TRIGGER ENABLE (bit 31) enables the board to generate TRG_OUT (see § 2.21).

2.25. Post Trigger Setting (0x8114; r/w)

Bit	Function
[31:0]	Post trigger value

The register value sets the number of post trigger samples. The number of post trigger samples is:

$$N_{\text{post}} = \text{PostTriggerValue} * 2 + \text{ConstantLatency}$$

where:

N_{post} = number of post trigger samples.

PostTriggerValue = Content of this register.

ConstantLatency = constant number of samples added due to the latency associated to the trigger processing logic in the ROC FPGA.

This value is constant, but the exact value may change between different firmware revisions.

2.26. Front Panel I/O Data (0x8118; r/w)

Bit	Function
[15:0]	Front Panel I/O Data

Allows to Readout the logic level of LVDS I/Os and set the logic level of LVDS Outputs.

2.27. Front Panel I/O Control (0x811C; r/w)

Bit	Function
[15]	0 = I/O Normal operations: TRG-OUT signals outside trigger presence (trigger are generated according to Front Panel Trigger Out Enable Mask setting, see § 2.24) 1 = I/O Test Mode: TRG-OUT is a logic level set via bit 14
[14]	1 = TRG-OUT Test Mode set to 1 0 = TRG-OUT Test Mode set to 0
[9]	PATTERN_LATCH_MODE = 0: PATTERN field into event headers is the status of 16 LVDS Front Panel Inputs latched with board internal trigger (if a post trigger value is set, the internal trigger is delayed respect to external one). = 1: PATTERN field into event headers is the status of 16 LVDS Front Panel Inputs latched with external trigger rising edge.
[7:6]	00 = General Purpose I/O 01 = Programmed I/O 10 = Pattern mode: LVDS signals are input and their value is written into header PATTERN field
[5]	0 = LVDS I/O 15..12 are inputs 1 = LVDS I/O 15..12 are outputs
[4]	0 = LVDS I/O 11..8 are inputs 1 = LVDS I/O 11..8 are outputs
[3]	0 = LVDS I/O 7..4 are inputs 1 = LVDS I/O 7..4 are outputs
[2]	0 = LVDS I/O 3..0 are inputs 1 = LVDS I/O 3..0 are outputs
[1]	0 = panel output signals (TRG-OUT/CLKOUT) enabled 1 = panel output signals (TRG-OUT/CLKOUT) enabled in high impedance
[0]	0 = TRG/CLK are NIM I/O Levels 1 = TRG/CLK are TTL I/O Levels

Bits [5:2] are meaningful for General Purpose I/O use only

2.28. Channel Enable Mask (0x8120; r/w)

Bit	Function
[7]	0 = Channel 7 disabled 1 = Channel 7 enabled
[6]	0 = Channel 6 disabled 1 = Channel 6 enabled
[5]	0 = Channel 5 disabled 1 = Channel 5 enabled
[4]	0 = Channel 4 disabled 1 = Channel 4 enabled
[3]	0 = Channel 3 disabled 1 = Channel 3 enabled
[2]	0 = Channel 2 disabled 1 = Channel 2 enabled
[1]	0 = Channel 1 disabled 1 = Channel 1 enabled
[0]	0 = Channel 0 disabled 1 = Channel 0 enabled

Enabled channels provide the samples which are stored into the events (and not erased).
 The mask cannot be changed while acquisition is running.

2.29. ROC FPGA Firmware Revision (0x8124; r)

Bit	Function
[31:16]	Revision date in Y/M/DD format
[15:8]	Firmware Revision (X)
[7:0]	Firmware Revision (Y)

Bits [31:16] contain the Revision date in Y/M/DD format.

Bits [15:0] contain the firmware revision number coded on 16 bit (X.Y format).

2.30. Event Stored (0x812C; r)

Bit	Function
[31:0]	This register contains the number of events currently stored in the Output Buffer

This register value cannot exceed the maximum number of available buffers according to setting of buffer size register.

2.31. Set Monitor DAC (0x8138; r/w)

Bit	Function
[11:0]	This register allows to set the DAC value (12bit)

This register allows to set the DAC value in Voltage level mode).

LSB = 0.244 mV, terminated on 50 Ohm.

2.32. Board Info (0x8140; r)

Bit	Function
[15:8]	Memory size (Mbyte/channel)
[7:0]	Board Type: 0 = V1724

2.33. Monitor Mode (0x8144; r/w)

Bit	Function
[2:0]	This register allows to encode the Analog Monitor operation: 000 = Trigger Majority Mode 001 = Test Mode 010 = Analog Monitor/Inspection Mode 011 = Buffer Occupancy Mode 100 = Voltage Level Mode

2.34. Event Size (0x814C; r)

Bit	Function
[31:0]	Nr. of 32 bit words in the next event

2.35. Analog Monitor (0x8150; r/w)

Bit	Function
[31]	Analog Inspection inverter 0 = 1x 1 = -1x
[21:20]	Magnify factor: 00 = 1x 01 = 2x 10 = 4x 11 = 8x
[19]	Offset sign (0=positive; 1=negative)
[18:8]	Offset Value
[7]	0 = Channel 7 disabled 1 = Channel 7 enabled
[6]	0 = Channel 6 disabled 1 = Channel 6 enabled
[5]	0 = Channel 5 disabled 1 = Channel 5 enabled
[4]	0 = Channel 4 disabled 1 = Channel 4 enabled
[3]	0 = Channel 3 disabled 1 = Channel 3 enabled
[2]	0 = Channel 2 disabled 1 = Channel 2 enabled
[1]	0 = Channel 1 disabled 1 = Channel 1 enabled
[0]	0 = Channel 0 disabled 1 = Channel 0 enabled

2.36. VME Control (0xEF00; r/w)

Bit	Function
[7]	0 = Release On Register Access (RORA) Interrupt mode (default) 1 = Release On Acknowledge (ROAK) Interrupt mode
[6]	0 = RELOC Disabled (BA is selected via Rotary Switch) 1 = RELOC Enabled (BA is selected via RELOC register; see § 2.40)
[5]	0 = ALIGN64 Disabled 1 = ALIGN64 Enabled
[4]	0 = BERR Not Enabled; the module sends a DTACK signal until the

	CPU inquires the module 1 = BERR Enabled; the module is enabled either to generate a Bus error to finish a block transfer or during the empty buffer read out in D32
[3]	0 = Optical Link interrupt disabled 1 = Optical Link interrupt enabled
[2 :0]	Interrupt level (0= interrupt disabled)

Bit [7]: this setting is valid only for interrupts broadcasted on VMEbus; interrupts broadcasted on optical link feature RORA mode only.

- In RORA mode, interrupt status can be removed by accessing VME Control register (see § 2.36) and disabling the active interrupt level.
- In ROAK mode, interrupt status is automatically removed via an interrupt acknowledge cycle.

Interrupt generation is restored by setting an Interrupt level > 0 via VME Control register.

2.37. VME Status (0xEF04; r)

Bit	Function
[2]	0 = BERR FLAG: no Bus Error has occurred 1 = BERR FLAG: a Bus Error has occurred (this bit is re-set after a status register read out)
[1]	Reserved
[0]	0 = No Data Ready; 1 = Event Ready

2.38. Board ID (0xEF08; r/w)

Bit	Function
[4 :0]	GEO

- VME64X versions: this register can be accessed in read mode only and contains the GEO address of the module picked from the backplane connectors; when CBLT is performed, the GEO address will be contained in the EVENT HEADER Board ID field.
- Other versions: this register can be accessed both in read and write mode; it allows to write the correct GEO address (default setting = 0) of the module before CBLT operation. GEO address will be contained in the EVENT HEADER Board ID field.

2.39. MCST Base Address and Control (0xEF0C; r/w)

Bit	Function
[9:8]	Allows to set up the board for daisy chaining: 00 = disabled board 01 = last board 10 = first board 11 = intermediate
[7:0]	These bits contain the most significant bits of the MCST/CBLT address of the module set via VME, i.e. the address used in MCST/CBLT operations.

2.40. Relocation Address (0xEF10; r/w)

Bit	Function
[15..0]	These bits contains the A31...A16 bits of the address of the module: it can be set via VME for a relocation of the Base Address of the module.

2.41. Interrupt Status ID (0xEF14; r/w)

Bit	Function
[31..0]	This register contains the STATUS/ID that the module places on the VME data bus during the Interrupt Acknowledge cycle

2.42. Interrupt Event Number (0xEF18; r/w)

Bit	Function
[9..0]	INTERRUPT EVENT NUMBER

If interrupts are enabled, the module generates a request whenever it has stored in memory a Number of events > INTERRUPT EVENT NUMBER

2.43. BLT Event Number (0xEF1C; r/w)

Bit	Function
[7:0]	This register contains the number of complete events which has to be transferred via BLT/CBLT.

2.44. Scratch (0xEF20; r/w)

Bit	Function
[31:0]	Scratch (<i>to be used to write/read words for VME test purposes</i>)

2.45. Software Reset (0xEF24; w)

Bit	Function
[31:0]	A write access to this location allows to perform a software reset

2.46. Software Clear (0xEF28; w)

Bit	Function
[31:0]	A write access to this location clears all the memories

2.47. Flash Enable (0xEF2C; r/w)

Bit	Function
0	0 = Flash write ENABLED 1 = Flash write DISABLED

This register is handled by the Firmware upgrade tool.

2.48. Flash Data (0xEF30; r/w)

Bit	Function
[7:0]	Data to be serialized towards the SPI On board Flash

This register is handled by the Firmware upgrade tool.

2.49. Configuration Reload (0xEF34; w)

Bit	Function
[31:0]	A write access to this register causes a software reset, a reload of Configuration ROM parameters and a PLL reconfiguration.